MOSFET – Power, N-Channel, SUPERFET) III, Automotive, Easy-drive

(1)

April, 2020 − Rev. 0 1 Publication Order Number:

NVB125N65S3/D

SUPERFET ⁾ III, Automotive, Easy-drive

650 V, 24 A, 125 mW

NVB125N65S3

Description

SUPERFET III MOSFET is ON Semiconductor’s brand−new high voltage super−junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on−resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provides superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.

Features

• AEC−Q101 Qualified

• ^{700 V @ T}

J

= 150 ° C

• ^{Typ. R}

DS(on)

= 105 m W

• Ultra Low Gate Charge (Typ. Q

_g

= 46 nC)

• Low Effective Output Capacitance (Typ. C

_oss(eff.)

= 439 pF)

• 100% Avalanche Tested

• These Devices are Pb−Free and are RoHS Compliant

Applications

• Automotive On Board Charger

• Automotive DC/DC Converter for HEV

See detailed ordering and shipping information on page 2 of this data sheet.

ORDERING INFORMATION www.onsemi.com

V_DSS R_DS(ON) MAX I_D MAX

650 V 125 mW @ 10 V 24 A

POWER MOSFET D

S G

D²PAK CASE 418AJ

$Y = ON Semiconductor Logo

&Z = Assembly Plant Code

&3 = Data Code (Year & Week)

&K = Lot

NVB125N65S3 = Specific Device Code MARKING DIAGRAM

G S

D

$Y&Z&3&K NVB 125N65S3

(2)

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise noted)

Symbol Parameter Value Unit

VDSS Drain to Source Voltage 650 V

V_GSS Gate to Source Voltage − DC ±30 V

− AC (f > 1 Hz) ±30

I_D Drain Current − Continuous (TC = 25°C) 24 A

− Continuous (TC = 100°C) 15

I_DM Drain Current − Pulsed (Note 1) 60 A

EAS Single Pulsed Avalanche Energy (Note 2) 115 mJ

I_AS Avalanche Current (Note 2) 3.7 A

EAR Repetitive Avalanche Energy (Note 1) 1.81 mJ

dv/dt MOSFET dv/dt 100 V/ns

Peak Diode Recovery dv/dt (Note 3) 20

PD Power Dissipation (T_C = 25°C) 181 W

− Derate Above 25°C 1.45 W/°C

T_J, T_STG Operating and Storage Temperature Range −55 to +150 °C

T_L Maximum Lead Temperature for Soldering, 1/8″ from Case for 5 seconds 300 °C Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Repetitive rating: pulse−width limited by maximum junction temperature.

2. I_AS = 3.7 A, R_G = 25 W, starting TJ = 25°C.

3. ISD ≤ 12 A, di/dt ≤ 200 A/ms, VDD ≤ 400 V, starting TJ = 25°C.

THERMAL CHARACTERISTICS

Symbol Parameter Value Unit

R_qJC Thermal Resistance, Junction to Case, Max. 0.69 _C/W

R_qJA Thermal Resistance, Junction to Ambient, Max. 40

PACKAGE MARKING AND ORDERING INFORMATION

Part Number Top Marking Package Reel Size Tape Width Shipping^†

NVB125N65S3 NVB125N65S3 D²−PAK 330 mm 24 mm 800 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

(3)

www.onsemi.com 3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol Parameter Test Conditions Min. Typ. Max. Unit

OFF CHARACTERISTICS

BVDSS Drain to Source Breakdown Voltage V_GS= 0 V, I_D= 1 mA, T_J= 25_C 650 V

V_GS= 0 V, I_D= 1 mA, T_J= 150_C 700 V

DBVDSS / DTJ Breakdown Voltage Temperature

Coefficient I_D= 1 mA, Referenced to 25_C 0.68 V/_C

I_DSS Zero Gate Voltage Drain Current V_DS= 650 V, V_GS= 0 V 1 mA

V_DS= 520 V, T_C= 125_C 1.35

I_GSS Gate to Body Leakage Current V_GS=±30 V, V_DS= 0 V ±100 nA

ON CHARACTERISTICS

V_GS(th) Gate Threshold Voltage V_GS= V_DS, I_D= 0.59 mA 2.5 4.5 V

R_DS(on) Static Drain to Source On Resistance V_GS= 10 V, I_D= 12 A 105 125 mW

g_FS Forward Transconductance V_DS= 20 V, I_D= 12 A 16 S

DYNAMIC CHARACTERISTICS

C_iss Input Capacitance V_DS= 400 V, V_GS= 0 V, f = 1 MHz 1940 pF

C_oss Output Capacitance 40 pF

Coss(eff.) Effective Output Capacitance VDS= 0 V to 400 V, VGS= 0 V 439 pF Coss(er.) Energy Related Output Capacitance VDS= 0 V to 400 V, VGS= 0 V 62 pF

Qg(tot) Total Gate Charge at 10 V V_DS= 400 V, I_D= 12 A, V_GS= 10 V

(Note 4) 46 nC

Qgs Gate to Source Gate Charge 12 nC

Qgd Gate to Drain “Miller” Charge 19 nC

ESR Equivalent Series Resistance f = 1 MHz 0.5 W

SWITCHING CHARACTERISTICS

td(on) Turn-On Delay Time VDD= 400 V, ID= 12 A, VGS= 10 V, R_g= 4.7W

(Note 4)

21 ns

tr Turn-On Rise Time 19 ns

td(off) Turn-Off Delay Time 48 ns

tf Turn-Off Fall Time 4.6 ns

SOURCE-DRAIN DIODE CHARACTERISTICS

I_S Maximum Continuous Source to Drain Diode Forward Current 24 A

I_SM Maximum Pulsed Source to Drain Diode Forward Current 60 A

V_SD Source to Drain Diode Forward Voltage V_GS= 0 V, I_SD = 12 A 1.2 V t_rr Reverse Recovery Time VDD= 400 V, ISD = 12 A,

dI_F/dt = 100 A/ms 339 ns

Q_rr Reverse Recovery Charge 5.7 mC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

(4)

TYPICAL CHARACTERISTICS

Figure 1. On−Region Characteristics 255C

Figure 2. On−Region Characteristics 1505C

V_DS, DRAIN−SOURCE VOLTAGE (V) V_DS, DRAIN−SOURCE VOLTAGE (V)

10 1

0.10.1 10 100

10 1

0.10.1 10 100

Figure 3. Transfer Characteristics Figure 4. On−Resistance Variation vs. Drain Current and Gate Voltage

V_GS, GATE−TO−SOURCE VOLTAGE (V) I_D, DRAIN CURRENT (A)

7 6

5 4

13 10 100

60 50 40

30 20

10 00

0.2 0.3 0.4

0.01 0.1 1 10

10 100 1K 10K 100K

ID, DRAIN CURRENT (A) ID, DRAIN CURRENT (A)

ID, DRAIN CURRENT (A) CAPACITANCE (pF)

TJ = 150°C T_J = 25°C

T_J = −55°C V_DS = 20 V

250 ms Pulse Test

T_J = 150°C TJ = 25°C

V_GS = 10 V

5.5 V 6.0 V

V_GS = 20 V

5.5 V

6.0 V

6.5 V7.0 V 10 V

V_GS = 10 V

V_GS = 20 V

C_iss

C_oss

C_rss VGS = 0 V

f = 1 MHz RDS(on), DRAIN−SOURCE ON−RESISTANCE (W)

1

8 9

100

0.1 6.5 V

7.0 V

8.0 V

1

8.0 V

TC = 25°C

VGS = 0 V 250 ms Pulse Test

(5)

TYPICAL CHARACTERISTICS

Figure 7. Gate Charge Characteristics Figure 8. Breakdown Voltage Variation vs.

Temperature

Q_G, TOTAL GATE CHARGE (nC) T_J, JUNCTION TEMPERATURE (°C)

50 40

30 20

10 00

4 6 8 10

150 100

50 0

0.8 −50 0.9 1.0 1.1 1.2

Figure 9. On−Resistance Variation vs.

Temperature

Figure 10. Maximum Safe Operating Area

T_J, JUNCTION TEMPERATURE (°C) V_DS, DRAIN−SOURCE VOLTAGE (V)

150 100

50 0

0 −50 0.5 1.0 1.5 2.0 2.5

1000 100

10 0.011

1 10 100

Figure 11. Maximum Drain Current vs. Case Temperature

Figure 12. E_OSS vs. Drain−to−Source Voltage

T_C, CASE TEMPERATURE (°C) V_DS, DRAIN−TO−SOURCE VOLTAGE (V)

150 125

100 75

50 025

5 10 20 25

650 520

390 260

130 00

2 4 6 8 10

VGS, GATE−SOURCE VOLTAGE (V) BVDSS, DRAIN−TO−SOURCE BREAKDOWN VOLTAGE (Normalized)

RDS(on), DRAIN−SOURCE ON−RESISTANCE (Normalized) ID, DRAIN CURRENT (A)

ID, DRAIN CURRENT (A) EOSS (mJ)

100 ms 1 ms 10 ms

DC 2

V_DS = 130 V

V_DS = 400 V

ID = 12 A VGS = 10 V

V_GS = 0 V I_D = 10 mA

15

0.1 I_D = 12 A

T_C = 25°C Single Pulse R_qJC = 0.69°C/W

100 ms RDS(on) Limit

(6)

TYPICAL CHARACTERISTICS

Figure 13. Normalized Power Dissipation vs.

Case Temperature

Figure 14. Peak Current Capability

T_C, CASE TEMPERATURE (°C) t, RECTANGULAR PULSE

150 125 100

75 50 25

00 0.2 0.4 0.6 0.8 1.0 1.2

1 0.1

0.01 0.001

0.0001 0.00001

10 100 1000

Figure 15. R_DS(on) vs. Gate Voltage Figure 16. Normalized Gate Threshold Voltage vs. Temperature

V_GS, GATE−TO−SOURCE VOLTAGE (V) T_J, JUNCTION TEMPERATURE (°C) 10

9 8

7 0 5

200 400 600 800

150 100

75 0

−50 0.6−75 0.8 1.0 1.2

0.01 0.1 2

POWER DISSIPATION MULTIPLIER IDM, PEAK CURRENT (A)

RDS(on), ON−RESISTANCE (mW) GATE THRESHOLD VOLTAGE (Normalized)

ANCE (Normalized)

Duty Cycle = 0.5 0.2

0.1 0.05 0.02 0.01

I_D = 12 A I_D = 590 mA

T_J = 150°C

TJ = 25°C

Current Limited Max

P_DM Notes:

Z_qJC(t) = r(t) x R_qJC R_qJC = 0.69°C/W 1

25 6

100 300 500 700

−25 50 125

4

(7)

Figure 18. Gate Charge Test Circuit & Waveform

Figure 19. Resistive Switching Test Circuit & Waveforms

Figure 20. Unclamped Inductive Switching Test Circuit & Waveforms RL

V_DS VGS

VGS

RG

DUT

VDD

V_DS

V_GS10%

90%

10%

90% 90%

t_on t_off

t_r t_f

td(on) td(off)

Q_g

Q_gd Q_gs

VGS

Charge V_DS

V_GS

R_L

DUT IG = Const.

V_DD VDS

R_G

VGS DUT

L

ID

tp

V_DD

t_p Time

IAS

BV_DSS

I_D(t)

V_DS(t) E_AS+1

2@LI_AS²

(8)

Figure 21. Peak Diode Recovery dv/dt Test Circuit & Waveforms DUT

L

VDD

RG

I_SD

V_DS +

−

VGS

Same Type as DUT

− dv/dt controlled by R_G

− I_SD controlled by pulse period Driver

V_GS (Driver)

ISD

(DUT)

V_DS

(DUT) V_SD

I_RM

10 V

di/dt

V_DD I_FM, Body Diode Forward Current

Body Diode Reverse Current

Body Diode Recovery dv/dt

Body Diode Forward Voltage Drop D+ Gate Pulse Width

Gate Pulse Period

(9)

D²PAK−3 (TO−263, 3−LEAD) CASE 418AJ

ISSUE F

DATE 11 MAR 2021 SCALE 1:1

XX XXXXXXXXX AWLYWWG

GENERIC MARKING DIAGRAMS*

XXXXXX = Specific Device Code A = Assembly Location WL = Wafer Lot

Y = Year

WW = Work Week W = Week Code (SSG) M = Month Code (SSG) G = Pb−Free Package AKA = Polarity Indicator

IC Standard

XXXXXXXXG AYWW

*This information is generic. Please refer to device data sheet for actual part marking.

Pb−Free indicator, “G” or microdot “ G”, may or may not be present. Some products may not follow the Generic Marking.

Rectifier XXXXXXXXGAYWW AKA

SSG XXXXXX XXYMW

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

98AON56370E DOCUMENT NUMBER:

DESCRIPTION:

Electronic versions are uncontrolled except when accessed directly from the Document Repository.

Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.

PAGE 1 OF 1 D²PAK−3 (TO−263, 3−LEAD)

(10)

MOSFET – Power, N-Channel, SUPERFET) III, Automotive, Easy-drive

SUPERFET ) III, Automotive, Easy-drive

650 V, 24 A, 125 mW

NVB125N65S3

Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.

• AEC−Q101 Qualified

• 700 V @ T

= 150 ° C

• Typ. R

= 105 m W

• Ultra Low Gate Charge (Typ. Q

= 46 nC)

• Low Effective Output Capacitance (Typ. C

= 439 pF)

• 100% Avalanche Tested

• These Devices are Pb−Free and are RoHS Compliant

• Automotive On Board Charger

• Automotive DC/DC Converter for HEV

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS

SUPERFET ⁾ III, Automotive, Easy-drive

• ^{700 V @ T}

• ^{Typ. R}