• 検索結果がありません。

NCV33163JP A昇圧/降圧/反転スイッチング・レギュレータ

N/A
N/A
Protected

Academic year: 2021

シェア "NCV33163JP A昇圧/降圧/反転スイッチング・レギュレータ"

Copied!
15
0
0

読み込み中.... (全文を見る)

全文

(1)NCV33163 2.5 A昇圧/降圧/反転スイッチン グ・レギュレータ NCV33163DC−DC 

(2) 要要機能 蔵  !"  #$%&特

(3) 最'()*部+

(4) ,-昇 .降./,0電.1転2345

(5) 組6込78

(6) 設計9:;<=$% &:>? 2@高A 電.BCD     温E補F)GH準電.IJ?"KCL M発振NO率高8-8PQQR3機能 STDR /,0高電流UV#構W9:;< =$%LMXY電流I限/,0部LZM[ Q\] #構W9:-^護機能ST;<=$%=Z _3_`LaKbc Bd$8

(7) 設計9:e電. f4 UVg蔵;<= $% &:>? 16h ?"2M R i Q P3R4f

(8) j納9:;/k 熱lmn改o9:;<=$% 特長. • • • • • • • • • • • • •. 2.0 A超T-UV電流 2.5 Vp60 VOCqV#rs e 電流 高精E2%H準電. IJ?"KCLM発振N PQQR3機能STO率改oDR. LMXY電流I限 部LZM[Q\] ^護 Z_3_`Lc直接 Bd$-8e 電. f4 UV iQ P4f 湿EtE aM(MSL)n1 NCV#u=-製+番v特有wx/,0y更管理 要c $-車載/,0z{用途

(9) |} 鉛B4f用~. http://onsemi.com MARKING DIAGRAMS 16. 16. PDIP−16 P SUFFIX CASE 648C 1. NCV33163P AWLYYWWG 1 16. SO−16WB DW SUFFIX CASE 751G. 16. NCV33163DW AWLYYWWG. 1. 1 A WL YY WW G. = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package. PIN CONNECTIONS  . .  ,+) '.  !" . . .  !" . . . . . . . &' (!). . . ((. . " *'+. %)/) (!). *!.&). #$%. #$%. *!- (!).

(10)  . ORDERING INFORMATION Shipping†. Device. Package. NCV33163P. PDIP−16. 25 Units / Rail. NCV33163PG. PDIP−16 (Pb−Free). 25 Units / Rail. NCV33163DWR2. SO−16WB 1000 Tape & Reel. NCV33163DWR2G SO−16WB 1000 Tape & Reel (Pb−Free) †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. © Semiconductor Components Industries, LLC, 2014. August, 2014 − Rev. 4. 1. Publication Order Number: NCV33163JP/D.

(11) NCV33163. " *'+. &. 1. %)/) (!). 0. (( &' (!). . +. . . *(. . . (') ! ' -)& *-'. #$%   !" . *!(!). #$% . +. . .  !" . .  . . 0 0 1. *!.&). , . . 0 0 1. . ,+) '. +.

(12) ,&  This device contains 114 active transistors.. Figure 1. Representative Block Diagram MAXIMUM RATINGS (Note 1) Rating Power Supply Voltage. Symbol. Value. Unit. VCC. 60. V. Switch Collector Voltage Range. VC(switch). −1.0 to + 60. V. Switch Emitter Voltage Range. VE(switch). − 2.0 to VC(switch). V. Switch Collector to Emitter Voltage. VCE(switch). 60. V. Switch Current (Note 2). ISW. 2.5. A. Driver Collector Voltage. VC(driver). −1.0 to +60. V. Driver Collector Current. IC(driver). 150. mA. IBS. −100 to +100. mA. VIpk (Sense). (VCC−7.0) to (VCC+1.0). V. Vin. −1.0 to + 7.0. V. Low Voltage Indicator Output Voltage Range. VC(LVI). −1.0 to + 60. V. Low Voltage Indicator Output Sink Current. IC(LVI). 10. mA. Bootstrap Input Current Range (Note 2) Current Sense Input Voltage Range Feedback and Timing Capacitor Input Voltage Range. °C/W. Thermal Characteristics P Suffix, Dual−In−Line Case 648C Thermal Resistance, Junction−to−Air Thermal Resistance, Junction−to−Case (Pins 4, 5, 12, 13) DW Suffix, Surface Mount Case 751G Thermal Resistance, Junction−to−Air Thermal Resistance, Junction−to−Case (Pins 4, 5, 12, 13). RqJA RqJC. 80 15. RqJA RqJC. 94 18. Operating Junction Temperature. TJ. +150. °C. Operating Ambient Temperature. TA. − 40 to + 115. °C. Storage Temperature Range. Tstg. − 65 to +150. °C. Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. () 

(13)    

(14) !"#$%&'() *+, (-. / 0123*!4567 89#!"#$ 1. This device series contains ESD protection and exceeds the following tests: Human Body Model 1500 V per MIL−STD−883, Method 3015. Machine Model Method 150 V. 2. Maximum package power dissipation limits must be observed.. http://onsemi.com 2.

(15) NCV33163 ELECTRICAL CHARACTERISTICS (VCC = 15 V, Pin 16 = VCC, CT = 620 pF, for typical values TA = 25°C, for min/max values TA = −40°C to +115°C.) Symbol. Characteristic. Min. Typ. Max. 46 45. 55 −. 59 60. Unit. OSCILLATOR Frequency TA = 25°C Total Variation over VCC = 2.5 V to 60 V, and Temperature. fOSC. Charge Current. Ichg. −. 225. −. mA. Idischg. −. 25. −. mA. Ichg/Idischg. 8.0. 9.0. 10. −. Sawtooth Peak Voltage. VOSC(P). −. 1.25. −. V. Sawtooth Valley Voltage. VOSC(V). −. 0.55. −. V. 4.9 − 4.85. 5.05 0.008 −. 5.2 0.03 5.25. V %/V V. −. 100. 200. mA. 1.225 − 1.213. 1.25 0.008 −. 1.275 0.03 1.287. V %/V V. − 0.4. 0. 0.4. mA. − 230. 250 −. − 270. −. 1.0. 20. − −. 0.6 1.0. 1.0 1.4. −. 0.02. 100. mA. Discharge Current Charge to Discharge Current Ratio. kHz. FEEDBACK COMPARATOR 1 Threshold Voltage TA = 25°C Line Regulation (VCC = 2.5 V to 60 V, TA = 25°C) Total Variation over Line, and Temperature. Vth(FB1). Input Bias Current (VFB1 = 5.05 V). IIB(FB1). FEEDBACK COMPARATOR 2 Threshold Voltage TA = 25°C Line Regulation (VCC = 2.5 V to 60 V, TA = 25°C) Total Variation over Line, and Temperature. Vth(FB2). Input Bias Current (VFB2 = 1.25 V). IIB(FB2). CURRENT LIMIT COMPARATOR Threshold Voltage TA = 25°C Total Variation over VCC = 2.5 V to 60 V, and Temperature. Vth(Ipk Sense). Input Bias Current (VIpk (Sense) = 15 V). IIB(sense). mV. mA. DRIVER AND OUTPUT SWITCH (Note 3) Sink Saturation Voltage (ISW = 2.5 A, Pins 14, 15 grounded) Non−Darlington Connection (RPin 9 = 110 W to VCC, ISW/IDRV ≈ 20) Darlington Connection (Pins 9, 10, 11 connected). VCE(sat). Collector Off−State Leakage Current (VCE = 60 V). IC(off). Bootstrap Input Current Source (VBS = VCC + 5.0 V). V. Isource(DRV). 0.5. 2.0. 4.0. mA. VZ. VCC + 6.0. VCC + 7.0. VCC + 9.0. V. Input Threshold (VFB2 Increasing). Vth. 1.07. 1.125. 1.18. V. Input Hysteresis (VFB2 Decreasing). VH. −. 15. −. mV. Output Sink Saturation Voltage (Isink = 2.0 mA). VOL(LVI). −. 0.15. 0.4. V. Output Off−State Leakage Current (VOH = 15 V). IOH. −. 0.01. 5.0. mA. ICC. −. 6.0. 10. mA. Bootstrap Input Zener Clamp Voltage (IZ = 25 mA) LOW VOLTAGE INDICATOR. TOTAL DEVICE Standby Supply Current (VCC = 2.5 V to 60 V, Pin 8 = VCC, Pins 6, 14, 15 = GND, remaining pins open). Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. () :;<=>?@0ABC1D!AEF&*G HIJ#

(16) KLM?NOPQ1"#$R0

(17) HISN:;TU VW *XKLM?NOPQ1

(18) ? Y'&01+,!"#$ 3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.. http://onsemi.com 3.

(19) . . (( A   9 A °( B'2 :% A ∞ B'2 :% A  " B'2 <<2 :% A  " B<<2 :% A  " B<<2 :% A ∞. Δ < *(23*(9 :3:.>4.$(?3(79$#.3

(20) @.  ' 1 << 234 54 3*6 (73$13 8.3

(21) 333+ μ. NCV33163.     . ; ;. ; ( 2 *(9 : 8$# (959( :

(22) '. . ; (( A   ( A   . 1=;. 1=;. 1=; 1=. 1=. , 23$54 3,9*3(4::.$ 3

(23) B=9 μ.  (( A   , A ;  . . .  1=. 1=.   .  92 98,.$ .85.:9 4:.

(24) °(. . .  C23, * :953$54 3C.$.:3(9853 9#.3

(25) .  +)!3

(26) %:23, * :953$54 3(4::.$ 3*4:(.3

(27) &9. Figure 4. Feedback Comparator 1 Input Bias Current versus Temperature. ; (( A   5'  A (( 0 ;  ;. ;. ;. ; 1=. 1=.   .  92 98,.$ .85.:9 4:.

(28) °(. . . . Figure 3. Oscillator Frequency Change versus Temperature.  -

(29) , 23(859:9 :33 7:.*7%3 9#.3

(30) &. Figure 2. Output Switch On−Off Time versus Oscillator Timing Capacitor.   .  92 98,.$ .85.:9 4:.

(31) °(. .  - 8E A   &. (( A  .   . - D A  &.  - 8' A  &   1=. 1=.   .  92 98,.$ .85.:9 4:.

(32) °(. . Figure 5. Feedback Comparator 2 Threshold Voltage versus Temperature. ; C A  &9. ;. ;. ;. ; 1=. Figure 6. Bootstrap Input Current Source versus Temperature. 1=.   .  92 98,.$ .85.:9 4:.

(33) °(. . Figure 7. Bootstrap Input Zener Clamp Voltage versus Temperature. http://onsemi.com 4. . .

(34) NCV33163 ; (( 1=; 1=;. ,+)2 5'  A (( 0 ; . 1; 1; 1=;. %)'' ('<)' .&) *)!' ())'  #$% 5'+ 2 2 2  A (( 5'+ 2 2 2  A #$% 9 A °(2

(35) $ . (.3

(36) +23*$F3*9 4:9 $3

(37) . (.3

(38) +23*4:(.3*9 4:9 $3

(39) . . $'1,+)2 5'  A (( . ;. ; ; .2 .8 .: (4::.$

(40) 9. ; #)' .&) ('<)' (!) *'"' ())' )& (( 5'+ 2 A (( A   5'+ 2 2 2 2 2  A #$% 9 A °(2

(41) $  *) *!-2 :5' A  W  ((. ; ; ; . ;. %)''2 5'+ 2 2  (''!. ;. #$% . ;. Figure 8. Output Switch Source Saturation versus Emitter Current.  3

(42)  234 54 3*9 4:9 $3 9#.3

(43) .  . 23.8 .:3 9#.3

(44) . #$%. ( A  m9. 1=; ( A  &9. 1=;. (( A   5'+ 2 2 2 2  A (( 5'+ 2  A #$% 5'  %)/' $/. 1=; 1=; 1=. 1=.   .  92 98,.$ .85.:9 4:.

(45) °(. . . ; ((BAB  9BAB°(. ; ; ; ; . . . . . 1=. ;. ;. (( A  .  1=. ; ; ; +'"2 4 54 *$F (4::.$

(46) &9. Figure 11. Low Voltage Indicator Output Sink Saturation Voltage versus Sink Current. ,3

(47) *'+2 $54 3,9*3(4::.$ 3

(48) 3339 μ.  -3

(49) "3*'+ 23 7:.*7%3 9#.3

(50) &. Figure 10. Output Switch Negative Emitter Voltage versus Temperature. . ;. Figure 9. Output Switch Sink Saturation versus Collector Current.  1=;. ; ; (2 (.( : (4::.$

(51) 9.   .  92 98,.$ .85.:9 4:.

(52) °(. . . (( A   "

(53) *'+ A  . ; ; ; ; ; 1=. Figure 12. Current Limit Comparator Threshold Voltage versus Temperature. 1=.   .  92 98,.$ .85.:9 4:.

(54) °(. . . Figure 13. Current Limit Comparator Input Bias Current versus Temperature. http://onsemi.com 5.

(55) NCV33163. ;  ((23*455?3(4::.$ 3

(56) &9. ;. ; 5'+ 2 2  A (( 5'+ 2 2  A #$% :&'' 5'+ ' 9 A °(. . . .   ((2 *455?  9#.

(57) . ;. ;. ;. ; 1=. . ;. ;. 5'  '. I4$( $1 19:3

(58) 33(J6 °. ;. 5'  A ((. ;. 1=. . . . . . . ;. :qI9. ;. ; H ().  ; && #)-+ ))+' +D&&)! D. ; ;.  5%

(59) &E <) 9 A °(. . . . . . . . . ;. . .  . 2 .$# 7  (55.:

(60) &&. Figure 16. Minimum Operating Supply Voltage versus Temperature. Figure 17. P Suffix (DIP−16) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length. . ; 5%

(61) &E <) 9 A °(.  . ;. ÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎ ÎÎÎ ÎÎ. #)- ))+'+ +D&&)! D.   . ; H; () . . ; &&. :qI9.  . ; ; ; ; ;.  . . 5)' !)! ) -+'" E&. 92 98,.$ .85.:9 4:.

(62) °(. I4$( $1 19:3

(63) 33(J6 °. ; 1=. . ÎÎÎ ÎÎ ÎÎÎÎÎ ÎÎÎÎÎ.  : θ I923 7.:893:.** 9$(.. ;.   .  92 98,.$ .85.:9 4:.

(64) °(. Figure 15. Standby Supply Current versus Temperature. ( A   5'+ 2 A (( 5'+ 2  A #$% 5' A ; "W    5'  A  W   . : θ I923 7.:893:.** 9$(..  ((

(65) &' 238$84835.:9 $#3*455?3 9#.3

(66) . Figure 14. Standby Supply Current versus Supply Voltage. 1=. . . .  . 2 .$# 7  (55.:

(67) &&. Figure 18. DW Suffix (SOP−16L) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length. http://onsemi.com 6. 5 % 2389G848356.:3%**59 $3

(68) 6. ;. (( A   5'+ 2 2  A (( 5'+ 2 2  A #$% :&'' 5'+ '. 5%2389G848356.:3%**59 $3

(69) 6.  ((23*455?3(4::.$ 3

(70) &9. ;.

(71) NCV33163. " *'+ :*(. (( &' (!) ( :%. *-'. ;  0. . ())' &. 1 0. . +. *!- (!) +!). . > >. : > * !-.  -)&. #$%.   !" . . . #$% . +. .   ".  !"   . %)/) (!). . 0 0 0 1.  . *!- .&) !" (&)). 0 0 1.  ; &9. ;   " 0 ; . +. ; .  ,+) '. 0 1.

(72) ,& . Figure 19. Representative Block Diagram.  (&))   ;  &' (!) ( ; . . .  +!)   '  *!<< $&'   /.  . *). >+!' )'. Figure 20. Typical Operating Waveforms. http://onsemi.com 7. A *'" 'D 5+/ ) !.

(73) NCV33163 はじめに. &:(部#CT¶端

(74) ?D b·¸¹RDTº 追»$-&c

(75) ,„;達W#G=$%·¸

(76) ,„ ;放電電流n¼´UV 時間n 短縮9:=$%UV B時間|€ 種RDT Ÿ

(77) |$-発振N ©  ? L RBFigure 2

(78) 示=$%最´UV?"KC LMton/ton + toff0.2 nF超T-CTŸ

(79) |;g‘Ž#$%  UVNPN() *'½vQR f #CTR D

(80) R 3 ;禁止$-&cn#G=$%. NCV33163DC−DC  23 45 用

(81) 最適9:電源   !"  #$%& €種機能組6‚ƒ-&c

(82) ,„;最'( )*部+点数#昇.降./,0電.1転.  直接 現$-&cn#G=$%用途c; Q条†n‡< "Z製+ˆ自r 車 h" /,0産業‰xŠ*装置n‹k =$%Figure 19

(83) Œ表的P_示=$%. フィードバックおよび低電圧インジケータ・コンパレータ. 動作説明. UV電.IJBCD    # 確立9:=$%1転qV部#1.25 V

(84) 2 9:h

(85) ¾GU9:;<=ƒ¿%  U V電.通±2本()*·¸#À.9:h 2 Á h\ 非1転qV# 9:= $%最´qV 2電流±0.4 mA#‹k&:

(86) ,„;qV 2電流c®¯À.·¸Ÿ積c等 <UV電.誤Ã生Ä-&cn‹k=$%5.0 V 要c$-2345 #  UV 直接h 3非1転qV

(87) 接続$-&cn#G=$ %h 2Á h\ qVh 23防止$-8

(88) 接Å;/”*:µ k=ƒ¿%部·¸À.Æ路5.05 Vž称 電.Ÿ

(89) 設Ž9:=$%  UV”>負荷

(90) 接続9:-4PM/,0²

(91) /*-1.0% 電.降¡

(92) |;50 mV補Fn追»9:=$% BCD    UV状¦2Ç 非1転qV<È:”

(93) É»9:最g高<電.

(94) ,„;IJ9:=$% e電. f4 ¹LVIº   Z _3_`LaKb#`Q Q_Rc;Ê用$-,¥

(95) 設計9:;<=$% 1転qV部#1.125 V

(96) 29:;/k &:

(97) ,„;非1転qV 5MDž称Ÿ 90%

(98) 設Ž=$%LVI   15 mVi K有;/k誤„`Qrs防 止=$%&3   UV6.0 mA 超T-電流 $-&cn#G=$¹Figure 11 Ë照º%(部·¸¹RLVIºc ? L¹CDLYºÊ用  ¡žÌ用<;`Q遅Í 時間¹tDLYº 3_Rb#G=$%&&#Vth(MPU) Z_ 3_`L`QqV 5MD#$% Figure 21Ë照;“Ï9<%. MC34163Ž byB b電 .D3M !"  c;rs= $%‘般

(99) &rsD ? L電荷 ’ 3

(100) <“>”類•;/k  –Ž 9ƒ-8

(101) —˜極M3補F™要#$%Œ 表的rs波šFigure 20

(102) 示=$%示$-U V電.波š降.  g#‹k明解

(103) $-8

(104) 3McY相誇›;‹k=$%.  œ期起r

(105) BCD    nUV電. aMnž称Ÿ ¡#‹-&c 検知=$%&:

(106) ,„;UV発振N

(107) ,„;IJ9:-¢波数c?"KCLM # B繰k返UVBCM  ? L’ 323=$%UV電. aMnž称 Ÿ

(108) 達$-cBCD    nR `Q$£

(109) m通終¤9ƒ =$%BCD    負荷電流

(110) ,„;UV電.nž称Ÿ ¡

(111) e¡$-=# 禁止=$%&,¥状¦#発振NL M‘部発振NLM‘部c§¨1L M複数LM=‘部LMc複数L M間UVm通禁止$-&cn #G=$% 発振器. 発振N¢波数cUV 時間  ©  ? LCT

(112) 選ªŸ

(113) ,„;3_ Rb9:=$% ? LCT 9|1比率 部電流«c 

(114) ,„;¬放電9:h 6

(115) 負&­k波š生W=$%CT n¬電9: -c発振NUV

(116) 部Mn生W9:=$% &MNORAQ` qV

(117) 接続9:U Vm通防止=$%=ANDAQ ®¯qV

(118) 接続9:   UVn鏑c G

(119) R`Q#G-,¥

(120) =$%°&:

(121) ,kR 323

(122) UV±

(123) ?C`PM9:R 3\] 開u時

(124) 6   UV

(125) ,„;²PM$-&cn#G= $%発振Nh/,0  5MD ¬電電流n225 mA#放電電流n25 mAcG

(126) z:³:1.25 Vc0.55 Vck90%最´ b?"KCLM生W=$%.  構W

(127) ,„;&最´?"KCL Me減*:µ><xn‹k=$%. tDLY = RLVI CDLY In. 1 Vth(MPU) 1− Vout. 電流制限コンパレータ、ラッチ、およびサーマル・シャ ットダウン. 通±状¦#rs;<-電.D3M   #UVm通発振N# 開u9:電.BCD   

(128) , „;終¤=$%  UVn過負荷状¦

(129)  „kBCD 電.n検知#G“-. http://onsemi.com 8.

(130) NCV33163 c異±rs状¦n発生=$%&,¥条† gc#電流I限   nUV ^護=$% 電流VCC cUVQR f  Q2 c直Ð

(131) '9·¸RSC 挿q$-&c

(132) , „;電.

(133) 転換9:=$%ÑÒÓ¶端電.降¡電 流`    #Â 9:=$%電.降 ¡nVCC

(134) |;250 mV超T-c   R`Q;LMXY#UV m通終¤9ƒ=$%&   ÔR 構W

(135) ,„;‹-発振NLM

(136) UV 

(137) 1Ǐ 時間”<&cn^証9:= $%RSCŸ次計算Ì#求8>:=$% RSC +. ƒ¿%â© nèÀ

(138)

(139) -&cn#G-x   電流n流:;9>

(140) ? n»熱 9:y換O率ne¡=$% Figure 10 â© 0.5 V

(141) R 3$-c   電流n¨温E範Õ#10 mA範Õ

(142) -& c示;<=$%&:>要†満$8

(143)  1N5822=é等5Qê 2整流N推 ë=$% PQQR3qV降.=電.1転2 345 #UV飽å電.¡ì -8

(144) 用~9:;<=$%&qV直з¸ c ? L通;â©

(145) 接続9 :2.0 mA部 2電流源VCC ,k高“¾ G®ì-8

(146) Ê用9:=$%部ídî PQQR3qV電.VCC+7.0 V

(147) I限= $% ? L等ï直з¸#ídî電流 100 mA ¡

(148) I限*:µk=ƒ¿% M ={eESR ? LÊ用$-cG ã直з¸n 要

(149) -xn‹k=$% ¡ 等ÌÊ用;最'ídî電./,0®限電流 源

(150) Hð“PQQR3 ? L最' Ÿ計算=$%. 0.25 V Ipk (Switch). Figure 12/,013電流`     5MDn¨温E範Õ

(151) ‚„;‡Ö

(152) IJ9:標準qV 2電流n1.0 mA#‹-& c示;<=$%   qV”>UV =#l搬遅Í標準200 ns#$%RSC/,0 Æ路 2]Q

(153) 関連$-×生 \  最'限

(154) ØT*:µk=ƒ¿%&:

(155) ,„; 電流I限   誤„;Q3$-/z: ‹-™要電.防止=$% 最´接部温E超Tx

(156) IC^護$-8

(157) 部LZM[Q\] Æ路ST;< =$%&Æ路2KCP

(158) -c¹通± 170°CºRnÙ`QÚ状¦

(159) ÛI9:UV ?C`PM=$%&機能Ü発 的? »熱

(160) ,-破Ý的故障防止$-8

(161) 用~9:;<=$%適ÞiQ Œ‚k

(162) Ê用$-g#‹k=ƒ¿%. CB(min) + I Dt + 4.0 mA ton + 0.001 ton DV 4.0 V. NCV33163RñQrs2.5 Vp60 V 電源電.範Õ#^証9:=$%3.0 V ¡#rs; <-cGPQQR3qVVCC

(163) 接続 *:µk=ƒ¿%Figure 16ò温#1.7 V=# 機能rsn能&c示;<=$% パッケージ. NCV33163iQ 能16D3R ?"2M R 4f

(164) j納9 :4f#\n特殊iQ P銅 金DB b

(165) ók)*>:;<=$%& P\”>Æ路ôDõ熱lm改o$- 8

(166) 特ã

(167) 設計9:ö本` R Dh #構W9:;<=$%Figure 17/,018

(168) &: >h èÀ面積銅箔

(169) ÷田)*$-&c

(170) ,„;3 QÆ路ôDøù熱放散Nc; ú用$-簡X#O果的方法示=$%&:

(171) ,„;接部û´気間熱·¸÷À

(172) $-能V ün>標準的 2]Qcó)方法Ê用$ -&cn#G=$%&:>ý1þ方BCQ ÿk2 銅Ê用片面ôD|称 2]Q

(173) |$-g#$%. ドライバと出力スイッチ. Kb?ß 柔軟àcy換O率Š®

(174) á立Ç,¥

(175) DR 電流«c   UV  câ© ãä

(176) h

(177) ¾GU9:;<=$%&:

(178) ,„;選ªÛ IA #UV飽å状¦

(179) 駆r$-” \ Q 接続9:;<-cGz:飽å) 近

(180) =#駆r$-”選ª#G=$%UV 2.5 A=#h  電流#最´60 Væ   ”>â©

(181) Þk替T-,¥

(182) 設計9 :;<=$%RSC 最'Ÿ次̔>求8-&c n#G=$% RSC(min) +. 0.25 V + 0.100 W 2.5 A. アプリケーション 次  2345 &Æ路 2êK[X純9c柔軟à示=$%3Ç 要  Q’_fn€Æ路¡

(183)  際KQ? 掲載;ý示;‹k=$%. Figure 21c25

(184) 示$c/k降.=電.1転 2345

(185) 構WcGn  B$-c \ UV整流N順方Š

(186) 2=$%高<順電.降¡=長<   遅Í時間çÇ整流NÊ用;k=. http://onsemi.com 9.

(187) NCV33163 ;  0. :*( '  . ; . +. (' . ())' &. 1 0.  +. . (   . +!). . > >. : > * !-.  -)& .   . +. .   ".  :  ".   '!) . . (%?. 0 0 1. 0. . !" (&)). $  ;. ; &9. ;   " 0 ; . 0 0 1.  . +. ; . (,. . .

(188) ,& . Test. :,. Condition.   m7 (!)< 19  0 ; J; 9 (. Results. Line Regulation. Vin = 8.0 V to 24 V, IO = 3.0 A. 6.0 mV = ± 0.06%. Load Regulation. Vin = 12 V, IO = 0.6 A to 3.0 A. 2.0 mV = ± 0.02%. Output Ripple. Vin = 12 V, IO = 3.0 A. 36 mVpp. Short Circuit Current. Vin = 12 V, RL = 0.1 W. 3.3 A. Efficiency, Without Bootstrap. Vin = 12 V, IO = 3.0 A. 76.7%. Efficiency, With Bootstrap. Vin = 12 V, IO = 3.0 A. 81.2%. Figure 21. Step−Down Converter. . +. >.  +. . . > >.  . 0. . . . . . > >.  . 0. . . . . . . . . .  . . >. +.  +.

(189) ,& .

(190) ,& . Figure 22A. External NPN Switch. Figure 22B. External PNP Saturated Switch. Figure 22. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A. http://onsemi.com 10.

(191) NCV33163 ;  0. :*( ; . '  . ('. +. ())' &. 1 0. .   m7 (!)< 19.  +. . . +!). (   . . >. -)& . >. : > * !-. . .  . +. $  .   ".    '!) .  : ; ". : ; ". 0 0 1. 0. . 0 0 1. !" (&)). ;   " 0 ; . :  ".  ; &9 . ; . +.   J &9. 0( .

(192) ,& . . Test. Condition. Results. Line Regulation. Vin = 9.0 V to 16 V, IO = 0.6 A. 30 mV = ± 0.05%. Load Regulation. Vin = 12 V, IO = 0.1 A to 0.6 A. 50 mV = ± 0.09%. Output Ripple. Vin = 12 V, IO = 0.6 A. 140 mVpp. Efficiency. Vin = 12 V, IO = 0.6 A. 88.1%. Figure 23. Step−Up Converter. +. .  +. . . > >.  . +. . . . . . .  . . . > >.  . 0. . . . . . . . >. >.  +. +.

(193) ,& .

(194) ,& . Figure 24A. External NPN Switch. Figure 24B. External PNP Saturated Switch. Figure 24. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A. http://onsemi.com 11.

(195) NCV33163 ;  0. :*( '  . ; . (' . ())' &. 1 0. +.  0. . (   . +!). . > >. : > * !-.  -)& . .  . 0. (!)< 19. . .    m7.  " . 0.   : ; ". 0 0 1. !" (&)). ;   " 0 ; . 0 0 1. : .  ;. ; &9.  +. ; . $  .

(196) ,& . Test. :, (,.  1= J; 9. 0 (. Condition. Results. Line Regulation. Vin = 9.0 V to 16 V, IO = 1.0 A. 5.0 mV = ± 0.02%. Load Regulation. Vin = 12 V, IO = 0.6 A to 1.0 A. 2.0 mV = ± 0.01%. Output Ripple. Vin = 12 V, IO = 1.0 A. 130 mVpp. Short Circuit Current. Vin = 12 V, RL = 0.1 W. 3.2 A. Efficiency, Without Bootstrap. Vin = 12 V, IO = 1.0 A. 73.1%. Efficiency, With Bootstrap. Vin = 12 V, IO = 1.0 A. 77.5%. Figure 25. Voltage−Inverting Converter. +. .  +. . . > >. . . > >. . . . . . . . . . . . .  . >. 0. >. . . . 0. . . +. . +.

(197) ,& .

(198) ,& . Figure 26A. External NPN Switch. Figure 26B. External PNP Saturated Switch. Figure 26. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A. http://onsemi.com 12.

(199) NCV33163 Step−Down. Calculation ton (Notestoff 1, 2, 3). V. V out ) V F * V sat * V out in. ǒ. ton ƒ. t on t off. Voltage−Inverting. V out ) V – V F in V – V sat in. |V out| ) V. Ǔ. t on ) 1 t off. CT. 32.143 · 10 –6 ƒ. IL(avg). Iout. Ipk (Switch). Step−Up. ƒ. DI. L 2. ǒ. Vripple(pp). V. DIL. DI. ǒ. 1 8ƒ CO. V. Vout. ǒ. L. Ǔ. Ǔ. ǒ. t on. V. R1. Ǔ. DI. L 2. ) (ESR)2. [. Ǔ. ) 1. V. ǒ. R2. ref. R1. Ǔ. t on ) 1 t off. ǒ. Ǔ. t on ) 1 t off. IL(avg) ). t on. ǒ. V. t on I out C. t on t off. DI. L 2. 0.25 Ipk (Switch). Ǔ. L. ǒ. I out. DI. * V sat. in. F * V sat. in. 32.143 · 10 –6 ƒ. t on ) 1 t off. 2. R2. ref. ƒ. 0.25 Ipk (Switch). * V sat * V out. in. ǒ. IL(avg) ). 0.25 Ipk (Switch). L. Ǔ. t on ) 1 t off. 32.143 · 10 –6 ƒ I out. IL(avg) ). RSC. ǒ. t on t off. V. in. C. O. Ǔ. V. L. ǒ. R2. ref. t on. t on I out. [. ) 1. Ǔ. * V sat DI. R1. O. Ǔ. ) 1. The following Converter Characteristics must be chosen: Nominal operating input voltage. Desired output voltage. Desired output current. Desired peak−to−peak inductor ripple current. For maximum output current it is suggested that DIL be chosen to be less than 10% of the average inductor current IL(avg). This will help prevent Ipk (Switch) from reaching the current limit threshold set by RSC. If the design goal is to use a minimum inductance value, let DIL = 2(IL(avg)). This will proportionally reduce converter output current capability. p − Maximum output switch frequency. Vripple(pp) − Desired peak−to−peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor CO should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications. Vin − Vout − Iout − DIL −. NOTES: NOTES: NOTES: NOTES:. 1. 2. 3. 3.. Vsat − Saturation voltage of the output switch, refer to Figures 8 and 9. VF − Output rectifier forward voltage drop. Typical value for 1N5822 Schottky barrier rectifier is 0.5 V. The calculated ton/toff must not exceed the minimum guaranteed oscillator charge to discharge ratio of 8, at the minimum operating input voltage.. Figure 27. Design Equations. http://onsemi.com 13.

(200) NCV33163 PACKAGE DIMENSIONS. SOIC−16 WB CASE 751G−03 ISSUE D A. D 9. 1. 8. 16X 8. 9. *. ,. h X 45 _. *. L. A. ;. MILLIMETERS DIM MIN MAX A 2.35 2.65 A1 0.10 0.25 B 0.35 0.49 C 0.23 0.32 D 10.15 10.45 E 7.40 7.60 e 1.27 BSC H 10.05 10.55 h 0.25 0.75 L 0.50 0.90 q 0_ 7_. B. B. 14X. e. C. A1. H. E. ;. 8X. 8. ,. 8. 16. NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.. q. T. SEATING PLANE. SOLDERING FOOTPRINT* 16X. 0.58. 11.00 1. 16X. 1.27 PITCH. 1.62. DIMENSIONS: MILLIMETERS. *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.. http://onsemi.com 14.

(201) NCV33163 PACKAGE DIMENSIONS. PDIP−16 CASE 648C−04 ISSUE D. A. ;3

(202) ;. J. 8. 16X. 1. L. 9. B. 16. 8. M. ,. B. A. DIM A B C D E F G J K L M N. INCHES MIN MAX ;  ;  ; ; ; ;  ; ; ;3,*( ; ;  ;3,*( ; ; ; ; ;3,*( 33_ 33_ ; ;. MILLIMETERS MIN MAX  ;   ;  ; ; ; ; ; ; ; 3,*( ; ;. ;3,*( ; ; ;  ;. ;3,*( 33_ 33_ ; ;. K. C. N. F. $ .*K ; %8.$*$$# 9$% .:9$($# 5.: 9*8. ?;82  ; ; ($ :$# %8.$*$K $(7; ; %8.$*$   (.$ .:  .9%* 67.$ :8.% 59:9.; ; %8.$*$ , %.* $ $(4%. 8% 9*7;. T. E G 16X. SEATING PLANE. D. ;3

(203) ;. 8. 9. ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. () ON Semiconductor8ZON([\Semiconductor Components Industries, LLC (SCILLC) ]P^_(`ab(cd8Ze"*f(dgh

(204) ijklN#$SCILLC?m klnUopqrs(tuvw)xf(yMz{oJ#

(205) o| }{P"#$SCILLC(:;e?m(~J€ ‚1QƒS(„r '†‡1*ˆ h"#$www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC‰Š0PN‹ŒAE(:;(Ž V%x!"#$SCILLC1 0

(206) ?(MN(:;(~, ‚1Q}‘PQg'’"*g“”(:;g1Q•–(—˜™ '23*š›?œMžMŸ M0/¡JPQ1 0

(207) 𛢣%xN¤"¥ ¦$SCILLC>q˜§”ŒOF&

(208) ¨.(

(209) ©lªM«<=>¬­®q¯„°WQR0

(210) %x¢!±²(.¢Xž(³´°!µ#

(211) ¨ .!"#$©lªM«<=> ¶·#¸Q(TU<=>†™0

(212) ¬­®q¯„—3Qg“”(¹º»¼½g1Q¾¿À‘F&

(213) °gÁ1 P"#$SCILLC_(?mo˜_(f(o|(S1 0

(214) =Ä ¢mÄP"¥¦$SCILLC:;ÅÆÇ(ÈÉMÊË Mx#

(215) q GÌÇ(™2ÍÎÏ  MxP*¬­®q¯„"*SCILLC:;(ÐÑ,°

(216) ÒÓÔ(ÕÖ×%!Y

(217) °0¬­®q¯„0ØÇ(™ ÙÚP*ÛÜF&Qg'’"*%&' ™J€xPQg!"¥¦$g“”%(°0ÙÚF&*¢(N01m¨F&Q101¬­®q¯„SCILLC:; ÝÞ"*™P*+,*x SCILLC _(ß;(ÛÜ"*:àáPQ´âW*xãäF&*xPQ¢_(°0ÙÚ¥å™"*æm¨(™áçP*ÒÓÔ 'œèžM23

(218) #¸ Q(rÌé/¡³ég°Zêëìí0Ø g“”(š›g1Qîï gÁ11*P"#$"*SCILLCx_(ðñòuñ`abáçabóôõJ PQ1 0

(219) /¡¢ 01¢(xP"#$SCILLCö-a÷Ôeø@ùúöãN#$%(ûí~F&

(220) 'ü

(221) nUoý(J€x0WQg!1 0

(222) þý°W Q¢ÿ販#

(223) %xN¤"¥¦$. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected]. N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050. http://onsemi.com 15. ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative. NCV33163JP/D.

(224)

参照

関連したドキュメント

Unfortunately, due to the inherent propagation delay of the logic, the actual peak current is higher at high input voltage than at low input voltage, leading to a significant

With a maximum offset voltage of 25 m V and input common mode voltage range that includes ground, the NCS21911 series is well−suited for applications where precision is required,

same channel are paralleled together in output of power stage with a common voltage−sense feedback. All the input pins of voltage sense and current senses in unused channel and

‰ Frequency Clamped Critical conduction Mode (FCCrM) to optimize the efficiency over the load range!. ‰ Substantial out-of-phase operation in all conditions including start-up, OCP

作 Its FCCrM and frequency foldback allows an efficient operation over the load range with small inductors.. For

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range..

The NCP12700 integrates slope compensation to prevent subharmonic oscillations and an Input Voltage Compensation / Over−Power Protection (OPP) feature that limits the converter

Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as